

1	Cover Page
2	Block Diagram
3	SMBUS/CLK/RST Block
4	CPU (CLK,CFG,VID,BPM,DEBUG)
5	CPU (PEG,DMI,DDI,EDP)
6	CPU (DDR4-CHA)
7	CPU (DDR4-CHB)
8	CPU (CPU POWER)
9	CPU(VSS)
10	DDR4 CHA SO-DIMM1
11	DDR4 CHB SO-DIMM2
12	PCH(DMI,PCIE,USB30,USB20)
13	PCH(PCIE,SATA,C LINK,GPIO)
14	PCH(HDA,JATG,SUMBUS,SPI)
15	PCH(DDP,CNV,XDP)
16	PCH(CLK,REQ)
17	PCH(PCH POWER)
18	PCH(I2C,UART,VSS)
19	Blank
20	Strap pin
21	DSW
22	SPI ROM
23	Display Port B
24	Display Port C
25	EXT_CONBTB_USB3/USB2/DP/COM
26	Audio Codec - ALC233VB
27	CEC Modem Standby
28	SIO NCT6686D-L
29	COM Port
30	TPM - TCG 2.0
31	LAN - JacksonVille_i219LM
32	RJ45
33	Rear USB3 with ODD/Debug
34	Rear USB3 x 2
35	Front USB3 Charger x1
36	Front Type-C RTS5449E
37	M.2 2230-E WIFI/ BT/CNVi
38	M.2 2280-M SSD-2-BLACK
39	M.2 2280-M SSD-1-WHITE
40	Sata FFC
41	PWRGD & Bleed Off
42	PCIEX8
43	XDP
44	FP-Button
45	eSIO-Thermal Sensing
46	EXT_CON-TBT
47	APS
48	Hole/PCB/Virtual symbol
49	PWR-Power Diagram
50	PWR-DC_IN/ RTC Battery
51	PWR-IMVP8-ON_NCP81220
52	PWR-IMVP8-CPU_VCCIA
53	PWR-IMVP8-VCCGT
54	PWR-IMVP8-VCCSA
55	PWR-VCCIO
56	PWR-3V/5V
57	PWR-VDIMM
58	PWR-1V05_PCH/1V8_S5
59	PWR-12V_PCIE
60	POWER Sequence(G3-S0)
61	GPIO table
62	FAN CRTL
63	PWRLED/HDDLLED
64	M.2 3042-B LTE 5G


LCFC Confidential

Tiny6 GH470 MB Schematics Document Intel Comlet Lake-S CPU+Comlet Lake-H PCH


2020-01-01

REV:1.0


Security Classification	LC Future Center Secret Data		Title
Issued Date	2016/08/20	Deciphered Date	2016/08/20
THIS DRAFT OF ENGINEERING DRAWINGS IS THE PROPERTY AND PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DRAFT MAY NOT BE REPRODUCED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER. ANY REUSE OF THIS DRAFT OR ANY INFORMATION CONTAINED HEREIN WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS STRICTLY PROHIBITED.			Cover Page
			Document Number GH470
			Version 1.0




SMBUS Block Diagram




CLOCK MAP





RESET MAP






BOM Structure	BTO Item
@	Not stuff
Q490@	For Q490 SKU (M90Q,M80Q,NEC Q490,WS Tiny), 32M SPI ROM
H470@	For H470 SKU
DEBUG@	For NPI debug need
BMC@	For BMC part
DPI@	For 1st DP colay HDMI port, DP SKU part
DP2@	For 2nd DP colay HDMI port, DP SKU part
HDMI1@	For 1st DP colay HDMI port, HDMI SKU part
HDMI2@	For 2nd DP colay HDMI port, HDMI SKU part
EMC@	For EMC part
EMC_NS@	For EMC nu-stuff part
PCIEX8X4@	For PCIE X8/X4 part
SYSFAN@	For System FAN part-only reserved
MS@	For Modern Standby function
SSD2@	For M.2 SSD(Black) PCIE part, only M920X(Q370) need
M2_EXP@	For M.2 SSD(White) docking function need
ME@	For ME part
DOTLED@	For NEC DOT LED remove
HDMILOGO@	HDMI LOGO
BATTERY@	Battery cell
SPIROM@	For 45J SPI ROM

Security Classification				LC Future Center Secret Data				Title		
Issued Date		2015/08/20		Deciphered Date		2016/08/20		Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										
Size		Custom		Document Number		CH470		Rev 1.0		
Date:				Monday, March 23, 2020				Sheet 3 of 64		





Configuration Option	Configuration Option	Configuration Option	Configuration Option
1. CPU ID	2. CPU ID	3. CPU ID	4. CPU ID
5. CPU ID	6. CPU ID	7. CPU ID	8. CPU ID
9. CPU ID	10. CPU ID	11. CPU ID	12. CPU ID
13. CPU ID	14. CPU ID	15. CPU ID	16. CPU ID
17. CPU ID	18. CPU ID	19. CPU ID	20. CPU ID
21. CPU ID	22. CPU ID	23. CPU ID	24. CPU ID
25. CPU ID	26. CPU ID	27. CPU ID	28. CPU ID
29. CPU ID	30. CPU ID	31. CPU ID	32. CPU ID
33. CPU ID	34. CPU ID	35. CPU ID	36. CPU ID
37. CPU ID	38. CPU ID	39. CPU ID	40. CPU ID
41. CPU ID	42. CPU ID	43. CPU ID	44. CPU ID
45. CPU ID	46. CPU ID	47. CPU ID	48. CPU ID
49. CPU ID	50. CPU ID	51. CPU ID	52. CPU ID
53. CPU ID	54. CPU ID	55. CPU ID	56. CPU ID
57. CPU ID	58. CPU ID	59. CPU ID	60. CPU ID
61. CPU ID	62. CPU ID	63. CPU ID	64. CPU ID
65. CPU ID	66. CPU ID	67. CPU ID	68. CPU ID
69. CPU ID	70. CPU ID	71. CPU ID	72. CPU ID
73. CPU ID	74. CPU ID	75. CPU ID	76. CPU ID
77. CPU ID	78. CPU ID	79. CPU ID	80. CPU ID
81. CPU ID	82. CPU ID	83. CPU ID	84. CPU ID
85. CPU ID	86. CPU ID	87. CPU ID	88. CPU ID
89. CPU ID	90. CPU ID	91. CPU ID	92. CPU ID
93. CPU ID	94. CPU ID	95. CPU ID	96. CPU ID
97. CPU ID	98. CPU ID	99. CPU ID	100. CPU ID



www.teknisi-indonesia.com

SO-DIMM DDR4 CHA



Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/08/20		Deciphered Date	
		2016/08/20		CPU (DDR4-CHA)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Size	
				Document Number	
				Rev	
				GH470	
Date:				Monday, March 23, 2020	
Sheet				6 of 64	


333








1

1

1



















Silkscreen:
DIMM1


DDR4_DQ0_S3 DDR4_DQ0_A3 6
DDR4_DQ0B_S3 DDR4_DQ0B_A3 6
DDR4_DQ0C_S3 DDR4_DQ0C_A3 6





DDR4 SO-DIMM SilkScreen DIMM2












PCIEX4 for SLOT

SATA FFC Cable

PCIEX4 for SLOT

M.2_2280_SSD#2 Black




	PCH GPIO		Chipset	ME FW	GPP_K9	GPP_K8	GPP_K7	GPP_K6	GPP_K5	GPP_K4
	Board ID MAP				ID5	ID4	ID3	ID2	ID1	ID0
Tiny6	P340 Workstation	Q470	Corp	1	1	0	0	0	0	0
	M90q LI	Q470	Corp	1	1	0	0	0	0	1
	M80q LI	Q470	Corp	1	1	0	0	1	0	0
	M80q LC	Q470	Corp	1	1	0	0	1	1	1
	M70q LI	H470	Consumer	1	1	0	1	0	0	0
	M70q LC	H470	Consumer	1	1	0	1	0	0	1
	NEC M80q	Q470	Corp	1	1	0	1	1	0	0
	NEC M70q	H470	Consumer	1	1	0	1	1	1	1
	Tiny H550Q consumer	H470	Consumer	1	1	1	0	0	0	0
	Tiny Server	W480	Corp	1	1	1	0	0	0	1
	Tiny AIO V70	H470	Consumer	1	1	1	0	1	0	0
	Tiny Amazon	H470	Consumer	1	1	1	0	1	1	1

Table 4. Desktop PCH HSIO Details



Flex I/O Lane	4400			5400			Q470		
	0	1	2	3	4	5	6	7	8
0	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)
1	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)
2	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)
3	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)
4	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)
5	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)/ USB 3.2 Gen 2x1 (10 Gb/s)
6	PCIe/USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)
7	PCIe/USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)	USB 3.2 Gen 1x1 (5 Gb/s)
8	PCIe/USB 3.2 Gen 1x1 (5 Gb/s)	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe
9	PCIe/USB 3.2 Gen 1x1 (5 Gb/s)	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe
10	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE
11	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
12	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
13	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
14	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE	PCIe*,GfE
15	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
16	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A	PCIe*,SATA 0A
17	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE	SATA 1A/PCIe*,GfE
18	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE	SATA 0B/PCIe*,GfE
19	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*	SATA 1B/PCIe*
20	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*	SATA 2/PCIe*
21	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*	SATA 3/PCIe*
22	SATA 4/PCIe*	SATA 4	SATA 4	SATA 4	SATA 4	SATA 4	SATA 4	SATA 4	SATA 4
23	SATA 5/PCIe*	SATA 5	SATA 5	SATA 5	SATA 5	SATA 5	SATA 5	SATA 5	SATA 5
24	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
25	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
26	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
27	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
28	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
29	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*


Figure 3-1. High Speed I/O (HSIO) Lane Multiplexing in PCH-H

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1 #7	USB3.1 Gen1 #8	USB3.1 Gen1 #9	USB3.1 Gen1 #10	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	SATA 1a	SATA 1b	SATA 2	SATA 3	SATA 4	SATA 5	PCIe #18	PCIe #19	PCIe #20	PCIe #21	PCIe #22	PCIe #23	PCIe #24
							PCIe #1			PCIe #3																					
Intel® RST Support	No Support						No Support					Yes					No Support					Yes					Yes				




CAP FOLLOW CRB







FHQ370-QNY8-B0_FCBGA874
②



FHQ370-QNY8-B0_FCBGA874
②



FHQ370-QNY8-B0_FCBGA874
②



5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	



GPP_B14 SPKR

Rising edge of PCH_PWROK

The signal has a weak internal pull-down.
0 = Disable Top Swap mode. (Default)
1 = Enable Top Swap mode. This inverts an address on access to SPI and firmware hub



GPP_B18

Rising edge of PCH_PWROK

REBOOT (INTERNAL PD)
NO REBOOT
0: DISABLE (DEFAULT)
1: ENABLE



GPP_B22

Rising edge of PCH_PWROK


BOOT SELECT STRAP
This signal has a weak internal pull-down.
IF SAMPLED HIGH, LPC IS SELECTED ELSE SPI
0 = SPI
1 = LPC



GPP_C2

Rising edge of RSMRST#


This signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.



GPP_C5

Rising edge of RSMRST#

This signal has a weak internal pull-down.
0 = LPC is selected (for EC). (Default)
1 = eSPI is selected (for EC).



SPI0_MOSI

Rising edge of RSMRST#

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



GPP_H15

Rising edge of RSMRST#


This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



GPP_B23

Rising edge of RSMRST#

GPP_B23 /SML2ALERT# /PCHHOT#
This signal has an internal pull-down.
0 = Disable DCI-OOB (Default)
1 = Enable DCI-OOB



SPI0_IO2

Rising edge of RSMRST#

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



SPI0_IO3

Rising edge of RSMRST#


This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



HDA_SDO

Rising edge of RSMRST#

This signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor. (Default)
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY



GPP_H12 /SML2ALERT#

Rising edge of RSMRST#


GPP_H12/SML2ALERT#
This signal has an internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled(Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.



GPP_J4 /CNV_BRI_DT /UART0_RTS#

Rising edge of RSMRST#

GPP_J4 /CNV_BRI_DT /UART0_RTS# strap Rising edge of RSMRST#
0 = 38.4/19.2MHz
PCH HAS INTERNAL 20K PD
XTAL FREQUENCY SELECTION
1 = 24MHz (25MHz WHEN XTAL FREQ DIVIDER NON ZERO)



Place Res close to JWLAN1

GPP_J6 /CNV_RGI_DT /UART0_TXD

Rising edge of RSMRST#

An external pull-up or pull-down is required.
0 = Integrated CNV1 enable.
1 = Integrated CNV1 disable.




teknisi-indonesia.com

GPP_J9

Rising edge of RSMRST#

The signal has a weak internal pull-down
0 = VCCSPI is connected to 3.3V rail
1 = VCCSPI is connected to 1.8V rail




GPD7





Rising edge of DSW_PWROK

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling









16M or 32M ROM







8M ROM






Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Document Number GH470 Date: Monday, March 23, 2020 Sheet 22 of 64








DP & HDMI co-lay Connector




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2015/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.			Display Part C Job Number GH470	Rev 1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.			Date Monday, March 7, 2017	Drawn 1 of 1





ALC233-VA JD1 10K, JD2 39.2K,
ALC233-VB JD1 100K, JD2 200K.





Supported iPhone/Nokia headset, Headphone,
Line-In and Microphone through SW popup menu




FRA1/FRA2 should choose DC resistance (Rdc) < 30m-ohm
to get the best audio performance for SP connections

Silkscreen®
DAJ

Audio Jack (CMMB) (JA141)



Silkscreen®
SPKR






Audio Jack (CMMB) (JA141)






Audio Jack (CMMB) (JA141)


Audio Jack (CMMB) (JA141)

Audio Jack (CMMB) (JA141)

LC Future Center Secret Data			Title	
Issued Date	2016/08/20	Deciphered Date	2016/08/20	Audio Codec - ALC233VB
THIS BASED ON ENGINEERING DRAWING IS THE PROPERTY AND INTELLECTUAL PROPERTY OF LG FUTURE CENTER. IT CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DRAWING AND ITS TRANSMISSION FROM THE CUSTODY OF THE LG FUTURE CENTER OR ANY OF ITS AFFILIATES OR SUBSIDIARIES OR ANY OTHER PERSON OR ENTITY, WITHOUT THE WRITTEN PERMISSION OF LG FUTURE CENTER, IS STRICTLY PROHIBITED. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS DRAWING OR ITS TRANSMISSION FROM THE CUSTODY OF THE LG FUTURE CENTER OR ANY OF ITS AFFILIATES OR SUBSIDIARIES OR ANY OTHER PERSON OR ENTITY, WITHOUT THE WRITTEN PERMISSION OF LG FUTURE CENTER, IS STRICTLY PROHIBITED. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS DRAWING OR ITS TRANSMISSION FROM THE CUSTODY OF THE LG FUTURE CENTER OR ANY OF ITS AFFILIATES OR SUBSIDIARIES OR ANY OTHER PERSON OR ENTITY, WITHOUT THE WRITTEN PERMISSION OF LG FUTURE CENTER, IS STRICTLY PROHIBITED.			Document Number	CH470
			Version	1.0









	RTM3	RTM2
ST ST33HTPH2X32AHC4 (SPI)	V	X
Nuvoton NPCT750LABYX(SPI)	X	V
Infineon SLB9670VQ2.0FW7.85 (SPI)	V	V






Need confirm PN Nuvoton




> +3.3V LAN should always have power during all networking conditions
(S0, Sx, DeepSx states, WOL, etc.)



Security Classification	LC Future Center Secret Data			Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	LAN - Jacksonville i219LM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	GB470	Rev 1.0
				Date:	Monday, March 23, 2020	Sheet 31 of 64




MDL	Status	Yellow	Green	Orange
Don't Care	OFF	OFF	OFF	OFF
LED1	OFF	OFF	OFF	OFF
LED2	Active	Blinking	OFF	OFF
LED3	Active	Blinking	OFF	OFF
LED4	Active	Blinking	OFF	OFF
LED5	Active	Blinking	OFF	OFF
LED6	Active	Blinking	OFF	OFF
LED7	Active	Blinking	OFF	OFF
LED8	Active	Blinking	OFF	OFF




Security Classification	LC Future Center Secret Data	Title
Issued Date	2016/08/20	Deciphered Date
2016/08/20	2016/08/20	
THIS IS A DRAFT OF ENGINEERING DRAWING. IT IS THE PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DRAFT MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN PERMISSION OF LC FUTURE CENTER.		Document Number
		CH470
		Version
		1.0

Rear Side USB ODD



Rear Side USB 3.1 GEN2
UART USB debug port



For USB Debug Function







USBDEBUG	Kernel debug
Set input	Set input
Set output Low	ENABLE

UARTA_P80_EN	POST 80
Req. Input	DIVARCE
Req. output: 800	POST 80





OE#	S	FUNCTION
W	X	DISABLE
L	L	D(+/-) to 2D(+/-)
T	H	D(+/-) to 2D(+/-)

www.teknisi-indonesia.com



3 in 1 USB3 port





Smart power on USB



FRONT USB3.0 Charger





100



WLAN


M.2 2230 Key-E




Security Classification				LC Future Center Secret Data				Title									
Issued Date		2015/08/20		Deciphered Date		2016/08/20		M.2 2230-E WIF/ BT/CNV									
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Document Number		Rev					
												GH470		1.0			
										Date		Monday, March 23, 2015		Sheet		37 of 64	


M.2 Connector SSD2#(Black)


JSSD3 on TOP Layer
JSSD2 on Bottom Layer








M.2 Connector SSD1#(WHITE)




Security Classification	LC Future Center Secret Data		Title	M.2 2280-M SSD-1-WHITE		
Issued Date	2015/08/20	Declassified Date	2016/08/20	ICFC Document Number	GH470	
<p>This sheet of engineering drawing is the PROPRIETARY PROPERTY of LC FUTURE CENTER, and CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT UNDER STRICT CONTROL AND NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. THIS INFORMATION IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.</p>						
<p>Date: Monday, March 13, 2022 Time: 10:00 AM</p>						

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Buzzer/Sata FFC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FFC DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size 5	Document Number GH470	
Date:		Monday, March 23, 2020		Sheet	40	of 64







Security Classification	LC Future Center Secret Data		Title
Issued Date	2016/08/20	Declassified Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT GRADUATE OF COURSE WITHOUT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. ANY DISCLOSURE OF INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			PWRGD & Bleed Off 
			Date Document Number Mon, Mar 28, 2017 QH470



www.teknisi-indonesia.com

Intel XDP Debugging Connector








Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Button/LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROEP DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	Rev 1.0
				GH470	
Date				Monday, March 23, 2020	Sheet 44 of 64




Temperature Sensing

Current Mode




Acceptable Transistor Component
ST Micro: MMBT3904
ON Semiconsuctor: MMBT3904LT1
Fairchild Semiconductor: MMBT3904FSCT












Silkscreenf°
TBT-HDR





www.teknisi-indonesia.com


Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		Document Number		Rev	
2015/08/20		2016/08/20		GH470		1.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Date:		Monday, March 23, 2020	
				Sheet		47 of 64	





M80Q (32M)	SOP8	USP1 MX25L25673GM2I-08G_SO8 SA00003400 S IC FL 256M MX25L25673GM2I-08G SOP 8P SPIROM1@
M70Q (16+8M)	SOP8	ZZZ2 WINBOND 16+8 X7649W09001 Tiny6 GH470 4+1 MB WINBOND 16+8 SPIROM2@














VID=0 V-1.52 V
 Vboot=0V
 DCR=1.05mohm
 IIR=33%
 TDC/Iccmax=91/133A
 OCP=150%~200%
 OVP=Vout+200mV
 UVP=Vout-300mV
 Fsw=400KHz
 Vin_rms =9.7A
 MLCC ripple current = 7.6A
 Cin_CAP =187uF
 Cout_CAP =2633uF




Place outside CPU cavity




Place inside CPU cavity



Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/08
THIS DRAFT OF ENGINEERING DRAWING IS THE PROPERTY AND PROPRIETY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DRAFT MUST BE DECLASSIFIED FROM THE CUSTODY OF THE COUNCIL THAT CUSTODIAN OF INFORMATION REPORT AN VIOLATION BY LC FUTURE CENTER WITHIN THE THREE MONTH WORKING HOURS TO THE COUNCIL THAT CUSTODIAN OF INFORMATION REPORT AN VIOLATION BY LC FUTURE CENTER WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			PWR-MVP8-CPU_VCCIA
			90490








+20V_DSW_ADP






with Deep Sx support


source	destination		G3	DEEP S5	S0
board	PCH	VBAT			
board	PCH	RTICRST#			
PSU	board	+5VSB_DSW			
board	PCH	+3VSB_DSW			
board	PCH	PCH_DPWROK			
PCH	SIO	PCH_SUSWRN#			
SIO	PCH	PCH_SUSACK#			
PCH	SIO	SLP_SUS#			
board	board	+5V_S5			
board	PCH	+3V3_S5			
board	PCH	+1V0_PCH			
SIO	PCH	RSMRST#			

A				B				C				D				E				
GPIO		Power Well	Select In/Out	Select Native	TinyU Usage	GPIO	Power Well	Select In/Out	Select Native	TinyU Usage	GPIO	Power Well	Select In/Out	Select Native	TinyU Usage	GPIO	Power Well	Select In/Out	Select Native	TinyU Usage
GPP_A0	+1.8_V5	NATIVE	ESPI_ALERT1#	ESPI_ALERT1#	GPP_D0	+1.8_V5	NATIVE		NC	GPP_G0	+3V3_V5	GPI	GPP_G0	USDBUG	GPP_K0	+3V3_V5	GPI	GPP_K0	TBT_I2C_ALERT#	
GPP_A1	+1.8_V5	NATIVE	ESPI_ID0	ESPI_ID0	GPP_D1	+1.8_V5	NATIVE		NC	GPP_G1	+3V3_V5	NATIVE		NC	GPP_K1	+3V3_V5	NATIVE		NC	
GPP_A2	+1.8_V5	NATIVE	ESPI_ID1	ESPI_ID1	GPP_D2	+1.8_V5	NATIVE		NC	GPP_G2	+3V3_V5	GPI	GPP_G2	PCIE_X8_X4_P0SN#	GPP_K2	+3V3_V5	NATIVE		NC	
GPP_A3	+1.8_V5	NATIVE	ESPI_ID2	ESPI_ID2	GPP_D3	+1.8_V5	NATIVE		NC	GPP_G3	+3V3_V5	NATIVE		NC	GPP_K3	+3V3_V5	NATIVE		NC	
GPP_A4	+1.8_V5	NATIVE	ESPI_ID3	ESPI_ID3	GPP_D4	+1.8_V5	NATIVE		NC	GPP_G4	+3V3_V5	GPI	GPP_G4	MS_EVENT_PCH	GPP_K4	+3V3_V5	GPI		BRD_ID0	
GPP_A5	+1.8_V5	NATIVE	ESPI_CS0#	ESPI_CS0#	GPP_D5	+1.8_V5	NATIVE	CNV_RF_RESET#	CRF_RST#_PCH	GPP_G5	+3V3_V5	GPO	GPP_G5	ME_RECOVERY_BMC	GPP_K5	+3V3_V5	GPI		BRD_ID1	
GPP_A6	+1.8_V5	NATIVE	ESPI_CS1#	ESPI_CS1#	GPP_D6	+1.8_V5	NATIVE	MODERN_CLKREQ	CNV1_CLKREQ0	GPP_G6	+3V3_V5	NATIVE		NC	GPP_K6	+3V3_V5	GPI		BRD_ID2	
GPP_A7	+1.8_V5	NATIVE	ESPI_ALERT0#	ESPI_ALERT0#	GPP_D7	+1.8_V5	NATIVE		NC	GPP_G7	+3V3_V5	GPO	GPP_G7	WWAN_RST#	GPP_K7	+3V3_V5	GPI		BRD_ID3	
GPP_A8	+1.8_V5	NATIVE	CLKRUN#	CLKRUN#	GPP_D8	+1.8_V5	NATIVE		NC	GPP_H0	+3V3_V5	NATIVE	SRCLKREQ0#	CLK_REQ0_LAN#	GPP_K8	+3V3_V5	GPI		BRD_ID4	
GPP_A9	+1.8_V5	NATIVE	ESPI_CLK	ESPI_CLK	GPP_D9	+1.8_V5	NATIVE		NC	GPP_H1	+3V3_V5	NATIVE		NC	GPP_K9	+3V3_V5	GPI		BRD_ID5	
GPP_A10	+1.8_V5	NATIVE		NC	GPP_D10	+1.8_V5	NATIVE		NC	GPP_H2	+3V3_V5	NATIVE		NC	GPP_K10	+3V3_V5	NATIVE		NC	
GPP_A11	+1.8_V5	NATIVE	PM#E	SIO_PM#E	GPP_D11	+1.8_V5	GPI		USB_DET#	GPP_H3	+3V3_V5	NATIVE	SRCLKREQ0#	CLK_REQ0_WWAN#	GPP_K11	+3V3_V5	NATIVE		NC	
GPP_A12	+1.8_V5	NATIVE		NC	GPP_D12	+1.8_V5	NATIVE		NC	GPP_H4	+3V3_V5	NATIVE	SRCLKREQ10#	CLK_REQ10_M.2_SSD0#	GPP_K12	+3V3_V5	GPI	GPP_K12	TBIO_PLUG_EVENT_R	
GPP_A13	+1.8_V5	NATIVE	SUSWARM#	SUSWARM#	GPP_D13	+1.8_V5	NATIVE		NC	GPP_H5	+3V3_V5	NATIVE	SRCLKREQ11#	CLK_REQ11_PCIE#	GPP_K13	+3V3_V5	NATIVE		NC	
GPP_A14	+1.8_V5	NATIVE	ESPI_RESET#	ESPI_RESET#	GPP_D14	+1.8_V5	NATIVE		NC	GPP_H6	+3V3_V5	GPI	GPP_H6	PCIE_WLAN_WAKE#	GPP_K14	+3V3_V5	NATIVE		NC	
GPP_A15	+1.8_V5	NATIVE	SUSACK#	SUSACK#	GPP_D15	+1.8_V5	NATIVE		NC	GPP_H7	+3V3_V5	GPO	GPP_H7	PCH_SYSFAN_PWREN	GPP_K15	+3V3_V5	NATIVE		NC	
GPP_A16	+1.8_V5	NATIVE		NC	GPP_D16	+1.8_V5	NATIVE		NC	GPP_H8	+3V3_V5	NATIVE		NC	GPP_K16	+3V3_V5	GPO	GPP_K16	TBT_FRC_PWR#	
GPP_A17	+1.8_V5	NATIVE		NC	GPP_D17	+1.8_V5	NATIVE		NC	GPP_H9	+3V3_V5	NATIVE		NC	GPP_K17	+3V3_V5	NATIVE		NC	
GPP_A18	+1.8_V5	NATIVE		NC	GPP_D18	+1.8_V5	NATIVE		NC	GPP_H10	+3V3_V5	NATIVE		NC	GPP_K18	+3V3_V5	NATIVE	NMI#	FM_NMI_EVENT#	
GPP_A19	+1.8_V5	NATIVE		NC	GPP_D19	+1.8_V5	NATIVE		NC	GPP_H11	+3V3_V5	GPO	GPP_H11	M.2_WLAN_DISABLE#	GPP_K19	+3V3_V5	NATIVE	SMI#	SD_CARD	
GPP_A20	+1.8_V5	NATIVE		NC	GPP_D20	+1.8_V5	NATIVE		NC	GPP_H12	+3V3_V5	NATIVE	SML2ALER#	PCH_STRAP_GPP_H12	GPP_K20	+3V3_V5	GPO		WWAN_RESET#	
GPP_A21	+1.8_V5	NATIVE		NC	GPP_D21	+1.8_V5	NATIVE		NC	GPP_H13	+3V3_V5	NATIVE		NC	GPP_K21	+3V3_V5	GPI	GPP_K21	TPM_GPIO (LTPM stuffed)	
GPP_A22	+1.8_V5	NATIVE		NC	GPP_D22	+1.8_V5	NATIVE		NC	GPP_H14	+3V3_V5	NATIVE		NC	GPP_K22	+3V3_V5	GPI	GPP_K23	PCH_PEGSLOT1_PWREN	
GPP_A23	+1.8_V5	NATIVE		NC	GPP_D23	+1.8_V5	NATIVE		NC	GPP_H15	+3V3_V5	NATIVE	SML3ALER#	TBT_WAKER#	GPP_K23	+3V3_V5	GPO	GPP_K23	TBT_CIO_PWR_EN	
GPP_B0	+3V3_V5	NATIVE		NC	GPP_E0	+3V3_V5	GPO	GPP_E0	WWAN_POWER_OFF#	GPP_H16	+3V3_V5	GPI	GPP_H16	PM_WWAN_DISABLE#	GPO0	+3V3_DSW	NATIVE	BATLOW#	PCH_GPT2_FU	
GPP_B1	+3V3_V5	NATIVE		NC	GPP_E1	+3V3_V5	GPO	GPP_E1	PM_WWAN_DISABLE#	GPP_H17	+3V3_V5	NATIVE		NC	GPO1	+3V3_DSW	NATIVE	ACPRESENT	ACPRESENT	
GPP_B2	+3V3_V5	NATIVE		NC	GPP_E2	+3V3_V5	GPI		PWR_PROTECT#	GPP_H18	+3V3_V5	NATIVE		NC	GPO2	+3V3_DSW	NATIVE	LAN_WAKE#	LANWAKE_R_N	
GPP_B3	+3V3_V5	GPO	GPP_B3	M.2_BT_DISABLE#	GPP_E3	+3V3_V5	NATIVE		NC	GPP_H19	+3V3_V5	NATIVE		NC	GPO3	+3V3_DSW	NATIVE	PWRBTN#	PWRBTN#	
GPP_B4	+3V3_V5	NATIVE		NC	GPP_E4	+3V3_V5	NATIVE		NC	GPP_H20	+3V3_V5	NATIVE		NC	GPO4	+3V3_DSW	NATIVE	SLP_S3#	SLP_S3#	
GPP_B5	+3V3_V5	NATIVE	SRCLKREQ0#	CLK_REQ0_PCIEX#	GPP_E5	+3V3_V5	GPI	GPP_E5	BMC_DETECT#	GPP_H21	+3V3_V5	GPI		COM_A_DET#	GPO5	+3V3_DSW	NATIVE	SLP_S4#	SLP_S4#	
GPP_B6	+3V3_V5	NATIVE	SRCLKREQ1#	CLK_REQ1_PCIEX#	GPP_E6	+3V3_V5	GPO	GPP_E6	CNV1_EN#	GPP_H22	+3V3_V5	NATIVE		NC	GPO6	+3V3_DSW	NATIVE	SLP_A#	SLP_A#_PCH	
GPP_B7	+3V3_V5	NATIVE	SRCLKREQ2#	CLK_REQ2_SLOT#X4#	GPP_E7	+3V3_V5	NATIVE		NC	GPP_H23	+3V3_V5	NATIVE		NC	GPO7	+3V3_DSW	NATIVE		GP07	
GPP_B8	+3V3_V5	NATIVE	SRCLKREQ3#	CLK_REQ3_M.2_WLAN#	GPP_E8	+3V3_V5	NATIVE	SATALED#	SATA_LED_IN#	GPP_I0	+3V3_V5	NATIVE	DDPB_HPD0	DDPB_HPD_PD	GPO8	+3V3_DSW	NATIVE	SUSCLK	PCH_SUSCLK	
GPP_B9	+3V3_V5	NATIVE	SRCLKREQ4#	CLK_REQ4_M.2_SSD1#	GPP_E9	+3V3_V5	NATIVE	USB2_OC0#	USB_OC0_INT#	GPP_I1	+3V3_V5	NATIVE	DDPC_HPD1	DDPC_HPD_PD	GPO9	+3V3_DSW	NATIVE	SLP_WLAN#	SLP_WLAN#	
GPP_B10	+3V3_V5	NATIVE	SRCLKREQ5#	CLK_REQ5_PCIEX#	GPP_E10	+3V3_V5	NATIVE	USB2_OC1#	USB_OC1_FRONT_CHG#	GPP_I2	+3V3_V5	NATIVE	DDPD_HPD2	DDPD_HPD_PD	GP010	+3V3_DSW	NATIVE	SLP_S5#	SLP_S5#	
GPP_B11	+3V3_V5	NATIVE		NC	GPP_E11	+3V3_V5	NATIVE	USB2_OC2#	TYPE_C_OC2#	GPP_I3	+3V3_V5	NATIVE	DPPE_HPD3	DPPE_HPD3	GP011	+3V3_DSW	NATIVE	LANPHYC	L_LAN_DISABLE#	
GPP_B12	+3V3_V5	NATIVE	SLP_S0#	SLP_S0#	GPP_E12	+3V3_V5	NATIVE	USB2_OC3#	USB_OC3_REAR3#	GPP_I4	+3V3_V5	NATIVE	EDP_HPD	GPP_I4						
GPP_B13	+3V3_V5	NATIVE	PLTRST#	PCH_PLT_RST#	GPP_F0	+3V3_V5	GPI	GPP_F2	PWR_THROTTLE#	GPP_I5	+3V3_V5	NATIVE	DDPB_CTRLCLK	DDPB_CTRLCLK						
GPP_B14	+3V3_V5	NATIVE	SPKR	5_SPKR_OUT	GPP_F1	+3V3_V5	GPI	GPP_F1	M.2_SSD_PDET2#	GPP_I6	+3V3_V5	NATIVE	DDPB_CTRLDATA	DDPB_CTRLDATA						
GPP_B15	+3V3_V5	GPI	GPP_B15	DP_D_DET#	GPP_F2	+3V3_V5	GPO		TBT_PERST#	GPP_I7	+3V3_V5	NATIVE	DDPC_CTRLCLK	DDPC_CTRLCLK						
GPP_B16	+3V3_V5	NATIVE		NC	GPP_F3	+3V3_V5	GPI	GPP_F3	WWAN_DET#	GPP_I8	+3V3_V5	NATIVE	DDPC_CTRLDATA	DDPC_CTRLDATA						
GPP_B17	+3V3_V5	NATIVE		NC	GPP_F4	+3V3_V5	NATIVE		NC	GPP_I9	+3V3_V5	NATIVE	DDPD_CTRLCLK	DDPD_CTRLCLK						
GPP_B18	+3V3_V5	NATIVE	GPIO_MOSI	PCH_STRAP_GPP_B18	GPP_F5	+3V3_V5	NATIVE	GPP_F5	TPM_SPI_IRQ#	GPP_I10	+3V3_V5	NATIVE	DDPD_CTRLDATA	DDPD_CTRLDATA						
GPP_B19	+3V3_V5	GPI	GPP_B19	TYPE_C_POL#	GPP_F6	+3V3_V5	NATIVE	SATA_DEVSLP4	SSD_SATA_DEVSLP2	GPP_I11	+3V3_V5	GPI		H_SKTOCC#						
GPP_B20	+3V3_V5	GPO	GPP_B20	GPU_MACO_EN	GPP_F7	+3V3_V5	NATIVE		NC	GPP_I12	+3V3_V5	NATIVE		NC						
GPP_B21	+3V3_V5	NATIVE		NC	GPP_F8	+3V3_V5	NATIVE		NC	GPP_I13	+3V3_V5	NATIVE		NC						
GPP_B22	+3V3_V5	NATIVE	GPIO_MOSI	PCH_STRAP_GPP_B22	GPP_F9	+3V3_V5	NATIVE		NC	GPP_I14	+3V3_V5	NATIVE		NC						
GPP_B23	+3V3_V5	NATIVE	SML1ALER#	SML1ALER#	GPP_F10	+3V3_V5	NATIVE		NC	GPP_I0	+1.8_V5	NATIVE		NC						
GPP_C0	+3V3_V5	NATIVE	SMBCLK	SMB_CLK_SUS	GPP_F11	+3V3_V5	NATIVE		NC	GPP_I1	+1.8_V5	NATIVE	CPU_C10_GATE#	VCCIO_PWR_GATE#						
GPP_C1	+3V3_V5	NATIVE	SMBDATA	SMB_DATA_SUS	GPP_F12	+3V3_V5	NATIVE		NC	GPP_I2	+1.8_V5	NATIVE		NC						
GPP_C2	+3V3_V5	NATIVE	SMBALER#	SMBALER#	GPP_F13	+3V3_V5	NATIVE		NC	GPP_I3	+1.8_V5	NATIVE		NC						
GPP_C3	+3V3_V5	NATIVE	SMBCLK	SMB_CLK_LAN	GPP_F14	+3V3_V5	NATIVE	PS_ON#	PCH_PS_ON#	GPP_I4	+1.8_V5	NATIVE	CNV_BRI_DT	CNV_BRI_DT						
GPP_C4	+3V3_V5	NATIVE	SMBDATA	SMB_DATA_LAN	GPP_F15	+3V3_V5	NATIVE	USB2_OC4#	USB_OC4_REAR_ODD#	GPP_I5	+1.8_V5	NATIVE	CNV_BRI_RSP	CNV_BRI_RSP						
GPP_C5	+3V3_V5	NATIVE	SMBALER#	SMBALER#	GPP_F16	+3V3_V5	NATIVE	USB2_OC5#	USB_OC5_REAR#H	GPP_I6	+1.8_V5	NATIVE	CNV_RGI_DT	CNV_RGI_DT						
GPP_C6	+3V3_V5	NATIVE		NC	GPP_F17	+3V3_V5	NATIVE	USB2_OC6#	USB_OC6_REAR#H	GPP_I7	+1.8_V5	NATIVE	CNV_RGI_RSP	CNV_RGI_RSP						
GPP_C7	+3V3_V5	NATIVE		NC	GPP_F18	+3V3_V5	NATIVE	USB2_OC7#	OC7#	GPP_I8	+1.8_V5	NATIVE		NC						
GPP_C8	+3V3_V5	GPI	GPP_C8	CLEAR_CMOS#	GPP_F19	+3V3_V5	NATIVE		NC	GPP_I9	+1.8_V5	NATIVE		NC						
GPP_C9	+3V3_V5	GPI	GPP_C9	COM_B_DET#	GPP_F20	+3V3_V5	NATIVE		NC	GPP_I10	+1.8_V5	NATIVE		NC						
GPP_C10	+3V3_V5	NATIVE		NC	GPP_F21	+3V3_V5	NATIVE		NC	GPP_I11	+1.8_V5	NATIVE		NC						
GPP_C11	+3V3_V5	NATIVE		NC	</															




Silkscreenf°
CPUFAN1

HIGHS_WS32040-S0471-HF




Silkscreenf°
CPUFAN2

HIGHS_WS32040-S0471-HF



HDD LED




CONTROL PANEL / LED CIRCUITRY

POWER BUTTON & LED

COLOR	Function
G	HDD


$I_d = 25\text{mA} @ 2.8\text{V (SPEC)}$
 $I_d = (5\text{V}-2.8\text{V}) / 330\text{ohm} = 5\text{mA}$
 $5\text{mA} * 3.2\text{V} = 16\text{mW}$
 $0.1\text{W (For Current limit R)}$

For NEC SKU:
 Remove:
 R765Q,Q42,R762
 SW1
 CR1
 Install :
 R779
 SW1_
 CR1_



SYS FRONT PANEL LED

Silkscreenf°
LOGO_LED



www.teknisi-indonesia.com



Security Classification	LC Future Center Secret Data		Title
Issued Date	Deciphered Date	2016/08/20	M.2 3042-B LTE 5G
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS STRICTLY PROHIBITED.			LCFC
THIS SHEET MAY BE USED BY ANY OTHER PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.			Rev 1.0
Date			Monday, March 9, 2017
Time			09:47:0
User			04